Ca
Posted:
June 01, 2026
Location:
mount royal, qc, Canada
Job Description
Join Cadence as an Analog and Mixed-Signal Verification Engineer II and contribute to cutting-edge electronics innovation. Your expertise in SystemVerilog will be key in delivering high-quality verification.
As a Mixed-Signal Systems and Verification Engineer II, you will engage in a hands-on development role that emphasizes accuracy and verification. With 0-2+ years of experience, you will be tasked with integrating analog behavioral models and debugging verification failures across multiple domains. Collaboration with design teams will ensure comprehensive coverage and successful project outcomes.
Key Responsibilities: • Develop simulation-efficient mixed-signal behavioral models • Verify models align with analog schematics and intent • Debug analog and digital verification failures effectively • Maintain and enhance testing infrastructure • Collaborate across teams to deliver accurate results
Requirements: • Bachelor’s degree in Electrical Engineering or s...
As a Mixed-Signal Systems and Verification Engineer II, you will engage in a hands-on development role that emphasizes accuracy and verification. With 0-2+ years of experience, you will be tasked with integrating analog behavioral models and debugging verification failures across multiple domains. Collaboration with design teams will ensure comprehensive coverage and successful project outcomes.
Key Responsibilities: • Develop simulation-efficient mixed-signal behavioral models • Verify models align with analog schematics and intent • Debug analog and digital verification failures effectively • Maintain and enhance testing infrastructure • Collaborate across teams to deliver accurate results
Requirements: • Bachelor’s degree in Electrical Engineering or s...
Apply for this Job
Submit your application for the Analog and Mixed-Signal Verification Engineer position at Cadence.
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
mount royal, Canada
Posted:
June 01, 2026
Deadline:
July 11, 2026