Ci
Posted:
May 22, 2026
Location:
ottawa, on, Canada
Job Description
Shape the future of high-speed connectivity at Ciena as a Senior Analog Signal Processing Engineer in Ottawa. Focus on advanced design and modeling for coherent optical modems.
This role is key for those with a strong background in analog and mixed-signal processing. You will leverage C++ and SystemC for behavioral modeling while integrating with MATLAB simulations. Your contributions will span diverse systems—from firmware to DSP and electro-optical architectures—enhancing product performance from concept to deployment.
Key Responsibilities:
• Create and review analog/mixed-signal design functions
• Develop behavioral models with advanced C++ techniques
• Maintain and support verification processes with MATLAB
• Collaborate with teams across disciplines for model alignment
• Assist in ASIC lab characterization and validation efforts
Requirements:
• Expert knowledge of analog signal processing
• Experience in C++ and SystemC behavioral modeling
• Strong...
This role is key for those with a strong background in analog and mixed-signal processing. You will leverage C++ and SystemC for behavioral modeling while integrating with MATLAB simulations. Your contributions will span diverse systems—from firmware to DSP and electro-optical architectures—enhancing product performance from concept to deployment.
Key Responsibilities:
• Create and review analog/mixed-signal design functions
• Develop behavioral models with advanced C++ techniques
• Maintain and support verification processes with MATLAB
• Collaborate with teams across disciplines for model alignment
• Assist in ASIC lab characterization and validation efforts
Requirements:
• Expert knowledge of analog signal processing
• Experience in C++ and SystemC behavioral modeling
• Strong...
Apply for this Job
Submit your application for the Analog Signal Processing Engineer at Ciena position at Ciena Corporation.
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
ottawa, Canada
Posted:
May 22, 2026
Deadline:
July 01, 2026