30
CMOS Test Structure Design & Layout Engineer
3050 Micron Semiconductor Mexico, S.de R.L. de C.V.
Full-time
jalisco, jalisco
Other-General
Posted:
June 05, 2026
Location:
jalisco, jalisco, Mexico
Job Description
3050 Micron Semiconductor Mexico, S.de R.L. de C.V. is seeking candidates with a Master's degree in Electrical, Computer, or Microelectronic Engineering for a role involving memory cell-based test structures. Strong candidates will have hands-on experience with EDA tools like Cadence Virtuoso and solid skills in circuit design and parametric testing.
The position offers a collaborative environment focused on process development and requires willingness to learn new skills. Join us in advancing semiconductor technologies.
#J-18808-LjbffrApply for this Job
Submit your application for the CMOS Test Structure Design & Layout Engineer position at 3050 Micron Semiconductor Mexico, S.de R.L. de C.V..
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
jalisco, Mexico
Posted:
June 05, 2026
Deadline:
July 15, 2026