Design Verification Engineer (Mid Level)

Experis
Contract Austin, Texas Engineers
Posted:
June 07, 2026
Location:
Austin, Texas, United States

Job Description

Our Fortune 500 client (One of the world's companies) in three Onsite locations Bay Area, CA and Austin, TX and Dallas, TX is looking for hardworking, motivated talent to join their innovative team. 

Are you a Design Verification Engineer with a passion for collaborating with multiple teams and an interest in working onsite? Don't wait... apply today!
 
Position Title: Design Verification Engineer
Duration: 10+ months with high possibilities of extension
Location: Onsite - Bay Area, CA and Austin, TX and Dallas, TX

Job Description:
The top 6 are must skills and rest are preferred skills, and of course it goes without saying that basic DV skills such as System Verilog/UVM, assertions, coverage, random constraints, etc.

1) RISC-V architecture knowledge and verification experience
2) VC Formal DPV App (Datapath Verification) which checks the RTL against C/C++ models for arithmetic conformance
3) L3 cache coherent system with AXI an...

Apply for this Job

Submit your application for the Design Verification Engineer (Mid Level) position at Experis.

Apply Now Save for Later

Job Overview

Job Type: Contract
Location: Austin, United States
Posted: June 07, 2026
Deadline: July 17, 2026