Sy
Expert Analog Design Engineer for SERDES IP Innovation
Synopsys Inc
Full-time
ottawa, on
Engineering
Posted:
June 01, 2026
Location:
ottawa, on, Canada
Job Description
Become a driving force as an Expert Analog Design Engineer specializing in high-performance SERDES IP. Collaborate with teams to innovate and enhance cutting-edge designs for next-gen applications.
In this role, you will focus on developing high-speed SERDES architectures while ensuring design quality through rigorous validation and collaboration. Your expertise will help streamline processes and mentor junior engineers. You’ll also articulate technical details to both internal teams and clients, ensuring clarity and understanding.
Key Responsibilities:
• Develop advanced SERDES transceiver architectures
• Design and validate high-speed analog circuits
• Collaborate for quality and performance efficiency
• Present technical findings to stakeholders
• Oversee the layout to manage parasitic effects
Requirements:
• Ph.D. with 6+ years or M.Sc. with 8+ years of experience
• Proficient in transistor-level CMOS ...
In this role, you will focus on developing high-speed SERDES architectures while ensuring design quality through rigorous validation and collaboration. Your expertise will help streamline processes and mentor junior engineers. You’ll also articulate technical details to both internal teams and clients, ensuring clarity and understanding.
Key Responsibilities:
• Develop advanced SERDES transceiver architectures
• Design and validate high-speed analog circuits
• Collaborate for quality and performance efficiency
• Present technical findings to stakeholders
• Oversee the layout to manage parasitic effects
Requirements:
• Ph.D. with 6+ years or M.Sc. with 8+ years of experience
• Proficient in transistor-level CMOS ...
Apply for this Job
Submit your application for the Expert Analog Design Engineer for SERDES IP Innovation position at Synopsys Inc.
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
ottawa, Canada
Posted:
June 01, 2026
Deadline:
July 11, 2026