Home / Jobs / Ingeniero/a de Diseño ASIC

Ingeniero/a de Diseño ASIC

GMV
Full-time Tres Cantos, Comunidad de Madrid Engineers
Posted:
June 11, 2026
Location:
Tres Cantos, Comunidad de Madrid, Spain

Job Description

As part of the GMV Receivers team, you will have a key role in projects related to receiver technology, contributing to the development of projects and products with strong involvement in R&D activities.

You will participate in migrating an arquitecture currently implemented on Xilinx MPSoC / FPGA to an ASIC solution. Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware architecture, and definition of the ASIC implementation flow.

Your main tasks would be:

  • Define and evolve the target architecture for ASIC.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze and optimize internal interfaces (buses, memories, synchronization, clocks, and resets)
  • Participate in functional verification, simulation, and design debugging.
  • Contribute to the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT, and design...

    • Apply for this Job

    Submit your application for the Ingeniero/a de Diseño ASIC position at GMV.

    Apply Now Save for Later

    Job Overview

    Job Type: Full-time
    Location: Tres Cantos, Spain
    Posted: June 11, 2026
    Deadline: July 21, 2026