Home / Jobs / Intern: Application Engineering - Silicon Signoff and Verification
Posted:
June 03, 2026
Location:
Belo Horizonte, State of Minas Gerais, Brazil

Job Description

Description

:
  • The Candidate will be trained on the Cadence tool set, in the context of multiple flows for Integrated Circuit (IC) Physical/Signoff, Parasitic Extraction, full-chip electromigration, IR drop and power analysis to support our leading-edge customers meet/exceed their signoff targets, achieve faster design closure, and turn their design concepts into reality. Using Cadence’s suite of tools, you will help develop creative and innovative solutions for customers, benchmark product capabilities for a wide range of flow regimes and phenomena, advocate for best practices, and collaborate with members of the sales and product teams.

    • Key responsibilities in this position are to:

  • Helping customers to adopt and proliferate our IC Signoff solutions
  • Conducting technical presentations, technical training, and product demonstrations, including development of customized presentations
  • Supporting technical evaluations and benchmar...

    • Apply for this Job

    Submit your application for the Intern: Application Engineering - Silicon Signoff and Verification position at Cadence Design Systems, Inc..

    Apply Now Save for Later

    Job Overview

    Job Type: Part time
    Location: Belo Horizonte, Brazil
    Posted: June 03, 2026
    Deadline: July 13, 2026