Ca
Lead Application Engineer-Analog Design
Cadence Design Systems, Inc.
Full-time
Yokohama, Japan
other-general
Posted:
March 02, 2026
Location:
Yokohama, Japan, Japan
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
+ Customer support/consulting based on Virtuoso platform, Cadence's A/MS IC design environment.
+ Main product:Virtuoso Schematic Editor (VSE), Spectre Circuit Simulator
+ https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-design.html
+ Qualification Requirements
+ Majored in Electrical Engineering or some other equivalent
+ Has the knowledge and desire to take on new challenges
+ Experiences/Skills
+ At least 5 years of experience for A/MS IC circuit design and knowledge.
+ Having experiences of SPICE simulation / mixed-signal simulation.
+ Having experiences of signal integrity/power integrity analysis.
+ Having experiences of electromigration / IR drop analysis.
+ Having experiences of design rule/LVS(Layout vs Schemati...
+ Customer support/consulting based on Virtuoso platform, Cadence's A/MS IC design environment.
+ Main product:Virtuoso Schematic Editor (VSE), Spectre Circuit Simulator
+ https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-design.html
+ Qualification Requirements
+ Majored in Electrical Engineering or some other equivalent
+ Has the knowledge and desire to take on new challenges
+ Experiences/Skills
+ At least 5 years of experience for A/MS IC circuit design and knowledge.
+ Having experiences of SPICE simulation / mixed-signal simulation.
+ Having experiences of signal integrity/power integrity analysis.
+ Having experiences of electromigration / IR drop analysis.
+ Having experiences of design rule/LVS(Layout vs Schemati...
Apply for this Job
Submit your application for the Lead Application Engineer-Analog Design position at Cadence Design Systems, Inc..
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
Yokohama, Japan
Posted:
March 02, 2026
Deadline:
March 07, 2026