Ca
Posted:
March 04, 2026
Location:
Beijing, China, China
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This position may cover SPICE: Spectre, SpectreRF, analog mixed-signal simulators product validation. The engineer will be reponsible for developing procedures, test cases, and designs to test, troubleshooting, and debugging to make sure the products are performing up to the specifications and upholding software quality standards. He/she will work closely with a group of professionals to enhance product quality and usability. Also need always try to build tools to assist and automate testing using scripting languages.
Position Requirements:
+ MS in Microelectronics, EE, or relevant.
+ Understanding of semiconductor concepts and Custom IC design.
+ Exposure to Cadence Virtuoso Design Environment and/or analog circuit simulation is a plus.
+ Experience in scripting language like Python, Perl, Tcl, or CSH is a plus
This position may cover SPICE: Spectre, SpectreRF, analog mixed-signal simulators product validation. The engineer will be reponsible for developing procedures, test cases, and designs to test, troubleshooting, and debugging to make sure the products are performing up to the specifications and upholding software quality standards. He/she will work closely with a group of professionals to enhance product quality and usability. Also need always try to build tools to assist and automate testing using scripting languages.
Position Requirements:
+ MS in Microelectronics, EE, or relevant.
+ Understanding of semiconductor concepts and Custom IC design.
+ Exposure to Cadence Virtuoso Design Environment and/or analog circuit simulation is a plus.
+ Experience in scripting language like Python, Perl, Tcl, or CSH is a plus
Apply for this Job
Submit your application for the Product Validation Engineer II position at Cadence Design Systems, Inc..
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
Beijing, China
Posted:
March 04, 2026
Deadline:
March 09, 2026