Home / Jobs / Senior Analog IC Layout Engineer with finFET experience
Posted:
March 04, 2026
Location:
switzerland, switzerland, Switzerland

Job Description

Senior Analog Layout Engineers - 4-5 Engineers 
  • Minimum 7 year's experience in Analog IC Layout
  • Experience working on High Speed Layout
  • Experience working on speeds up to or past 25 Gb/ sec
  • Experience working on finFET technology/ TSMC down to 16nm
  • Experience using Cadence tools

    • Apply for this Job

    Submit your application for the Senior Analog IC Layout Engineer with finFET experience position at Chipright.

    Apply Now Save for Later

    Job Overview

    Job Type: Full-time
    Location: switzerland, Switzerland
    Posted: March 04, 2026
    Deadline: April 13, 2026