Un
Posted:
March 03, 2026
Location:
Singapore, Singapore, Singapore
Job Description
include failsafe feature; Design high speed I/O, including impedance
control, slew rate control, with optimization of power, area, and meeting
high speed, good signal integrity, EMI, and ESD performance.
and perform silicon engineering validation of I/O circuit and perform
silicon debug. Work with test engineer to plan and determine ATE test plan
for the I/O circuit.
Requirements
engineering with 8 years of experience or more, Master degree in in
electrical engineering with 5 years of experience or more.
in general purpose I/O design as well as high speed I/O design
design fundamentals including device physics, good circuit analytical
sk...
Apply for this Job
Submit your application for the Senior Analog IO Design Engineer position at Uni Connect.
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
Singapore, Singapore
Posted:
March 03, 2026
Deadline:
April 12, 2026