Senior Analog Layout Engineer – 3nm/5nm SoCs (Onsite)

leadIC Design Pvt Ltd

Full-time ottawa, on Other-General

Posted:

May 30, 2026

Location:

ottawa, on, Canada

Job Description

                    A leading technology design company in Ottawa is seeking an experienced Analog Layout Engineer to execute layouts for advanced 3nm/5nm analog IPs. The ideal candidate will have over 5 years of experience with analog/mixed-signal layouts and proficiency in Cadence Virtuoso tools. Join a collaborative team focused on innovative solutions with opportunities for career growth and competitive compensation.
#J-18808-Ljbffr
                

Apply for this Job

Submit your application for the Senior Analog Layout Engineer – 3nm/5nm SoCs (Onsite) position at leadIC Design Pvt Ltd.

Apply Now Save for Later

Job Overview

Job Type: Full-time

Location: ottawa, Canada

Posted: May 30, 2026

Deadline: July 09, 2026