Senior Analog/Mixed-Signal SerDes Design Engineer

A leading semiconductor company in Singapore is seeking a candidate for analog design verification of SERDES IP. The ideal applicant will have a strong background in high-speed analog design, particularly with circuit blocks such as ADC and PLL. You'll be responsible for planning and executing design verification processes, ensuring no bugs in final designs. Collaboration with global teams and leading design reviews are crucial aspects of this role, making it essential that candidates demonstrate excellent communication and presentation skills.
#J-18808-Ljbffr