Senior DDR PHY IP Design Leader

Synopsys, Inc.
Full-time Mississauga, Peel Region Other-General
Posted:
March 01, 2026
Location:
Mississauga, Peel Region, Canada

Job Description

A leading semiconductor technology company seeks a visionary technical leader to drive the development of DDR PHY IP solutions. This role requires a deep understanding of semiconductor design and the ability to manage and mentor high-performing teams. The ideal candidate has extensive experience in Verilog and SystemVerilog, excels in collaborative environments, and is committed to delivering cutting-edge innovation in silicon technologies. Join us to shape the future of high-performance, low-latency silicon solutions.
#J-18808-Ljbffr

Apply for this Job

Submit your application for the Senior DDR PHY IP Design Leader position at Synopsys, Inc..

Apply Now Save for Later

Job Overview

Job Type: Full-time
Location: Mississauga, Canada
Posted: March 01, 2026
Deadline: April 10, 2026