Senior DFT Engineer - Test Patterns & JTAG Optimization

UST
Full-time , Penang, Malaysia, Penang Engineering
Posted:
March 03, 2026
Location:
, Penang, Malaysia, Penang, Malaysia

Job Description

A leading technology firm in Penang, Malaysia, seeks an experienced DFT Engineer to implement and optimize boundary scan, JTAG, and MBIST solutions. Candidates should possess a Master’s or Bachelor’s degree in Electrical Engineering or Computer Engineering, along with over 4 years of relevant experience. Skills in synthesis and EDA tools like Genus and Tessent are essential. Join a dynamic team that values collaboration and design robustness.
#J-18808-Ljbffr

Apply for this Job

Submit your application for the Senior DFT Engineer - Test Patterns & JTAG Optimization position at UST.

Apply Now Save for Later

Job Overview

Job Type: Full-time
Location: , Penang, Malaysia, Malaysia
Posted: March 03, 2026
Deadline: April 12, 2026