Senior Digital Design & Verification: RTL & UVM

A tech firm in Switzerland seeks a Senior Digital Engineer with strong RTL and DV expertise. The role encompasses microarchitecture development, verification environments, and subsystem integration. Candidates should have a solid background in SystemVerilog and UVM methodologies. Join a dynamic team contributing to cutting-edge compute architecture projects. Attractive opportunity to work in a hybrid environment in Zürich.
#J-18808-Ljbffr