Posted:
June 06, 2026
Location:
tampines, east region, Singapore

Job Description

Job Purpose: To liaise with module engineers on defect excursion control To drive for defect reduction and yield improvement activities Job Description: Supervise YE Associate Engineers and wafer tech operators to ensure smooth 24/7 inline shift operati Train and certify YE Associate Engineers on recipe creation and defect source knowledge Maintain and enhance internal SOP/OCAP and involve in internal/external audit Operate FIB/SEM/EDX/OM for inline failure analysis Operate and create recipes in Brightfield, Darkfield and other defect inspection tool Perform partition analysis on defect source and detailed reports on issues Build and develop defect source library. Track inline defect performance by layer/process tool/chamber on weekly basis Perform killer ration analysis Perform defect characterization by process tools Continuous improvement activities on defect reductions with Modules / vendors / equipment team Liaise with process engineers in different modules to troubleshoot for inl...

Apply for this Job

Submit your application for the Senior Engineer/ Engineer (Integration - Yield) position at vanguard international semiconductor singapore pte. ltd..

Apply Now Save for Later

Job Overview

Job Type: Full-time
Location: tampines, Singapore
Posted: June 06, 2026
Deadline: July 16, 2026