Sr Principal Design Engineer

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are looking for a Sr Principal Verification Engineer to lead verification efforts for advanced IP development. This role involves architecting robust verification environments, driving methodology improvements, and mentoring team members. You will work closely with design and architecture teams to ensure first-pass success and high-quality deliverables.


Key Responsibilities

+ Develop and maintain UVM-based verification environments for IP-level verification.

+ Perform debugging of complex IP designs and resolve issues efficiently.

+ Review and enhance verification test plans for completeness and coverage.

+ Drive testbench development, simulation, and regression strategies.

+ Mentor and guide junior engineers in verification best practices.

+ Collaborate with cross-functional teams for seamless integrat...