Ca
Posted:
June 08, 2026
Location:
Hyderabad, India, India
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
+ BTech/ MTech in Engineering
+ 12+ years of VLSI industry experience in Verification.
+ SOC level verification experience preferred
+ IP or Subsystem or SOC level verification experience
+ Should be able to develop test plans, tests
+ Strong knowledge of SV, UVM. Should be able to create verification environment using UVM methodology
+ Should be able to develop bus functional models, monitors, checkers and scoreboards.
+ Should have experience in coverage driven verification closure.
+ Strong individual contributor with good debug, problem solving skills
+ Working knowledge of verification cycle for any complex IP/SOC for atleast one/more projects.
+ Lead verification strategy and high quality execution part of SOCs/Chiplet based SOCs.
+ Mentor and g...
+ BTech/ MTech in Engineering
+ 12+ years of VLSI industry experience in Verification.
+ SOC level verification experience preferred
+ IP or Subsystem or SOC level verification experience
+ Should be able to develop test plans, tests
+ Strong knowledge of SV, UVM. Should be able to create verification environment using UVM methodology
+ Should be able to develop bus functional models, monitors, checkers and scoreboards.
+ Should have experience in coverage driven verification closure.
+ Strong individual contributor with good debug, problem solving skills
+ Working knowledge of verification cycle for any complex IP/SOC for atleast one/more projects.
+ Lead verification strategy and high quality execution part of SOCs/Chiplet based SOCs.
+ Mentor and g...
Apply for this Job
Submit your application for the Sr. Principal Design Engineer position at Cadence Design Systems, Inc..
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
Hyderabad, India
Posted:
June 08, 2026
Deadline:
June 13, 2026