Sy
Posted:
June 06, 2026
Location:
mississauga, on, Canada
Job Description
Become a pivotal part of Synopsys as a Staff Engineer focusing on Analog and Mixed Signal circuit design at ultra-high speeds. Optimize cutting-edge SerDes technology in dynamic environments.
As a member of the renowned Silicon IP R&D team at Synopsys, you’ll apply your 3+ years of mixed-signal design experience to develop circuits that meet the demands of next-generation applications. Engage directly with digital engineers and contribute to high-impact projects with your profound understanding of performance trade-offs.
Key Responsibilities: • Design 112Gbps+ analog circuits for high-performance systems • Analyze circuit layouts and manage parasitic impacts • Validate designs through comprehensive simulation strategies • Collaborate to develop robust calibration methods • Share insights and mentor junior design engineers
Requirements: • MASc or PhD with significant analog/mixed-signal design experience • Proficiency in designing silicon-proven circuits • In-...
As a member of the renowned Silicon IP R&D team at Synopsys, you’ll apply your 3+ years of mixed-signal design experience to develop circuits that meet the demands of next-generation applications. Engage directly with digital engineers and contribute to high-impact projects with your profound understanding of performance trade-offs.
Key Responsibilities: • Design 112Gbps+ analog circuits for high-performance systems • Analyze circuit layouts and manage parasitic impacts • Validate designs through comprehensive simulation strategies • Collaborate to develop robust calibration methods • Share insights and mentor junior design engineers
Requirements: • MASc or PhD with significant analog/mixed-signal design experience • Proficiency in designing silicon-proven circuits • In-...
Apply for this Job
Submit your application for the Staff Engineer in SerDes Circuit Design position at Synopsys Inc.
Apply Now Save for LaterJob Overview
Job Type:
Full-time
Location:
mississauga, Canada
Posted:
June 06, 2026
Deadline:
July 16, 2026