Staff Verification Engineer – DDR5/LPDDR5 Memory

A technology company is seeking an experienced Verification Engineer in Singapore to lead verification efforts for cutting-edge server memory products. The ideal candidate will have extensive knowledge of DDR interfaces and memory protocols, such as DDR5 and LPDDR5, and skills in SystemVerilog and UVM. Responsibilities include developing verification plans, ensuring system alignment, and supporting post-silicon teams. Excellent communication and collaboration skills are a must, along with the ability to mentor team members.
#J-18808-Ljbffr