Technical Lead: RTL-to-GDSII Backend & Tapeout

A semiconductor firm is seeking a technical leader for ASIC physical design in Zürich. This role demands over a decade of experience, including successful tapeouts. You'll define methodologies, manage a backend team of engineers, and ensure quality metrics are met. Ideal candidates will have expertise in major tool chains like Synopsys or Cadence and possess scripting skills for automation. This position promises a challenging yet rewarding environment focused on innovation and integrity.
#J-18808-Ljbffr